Smilei) Workshop

Node-level optimization (20 min)

Ecole Polytechnique – March 2022 Mathieu Lobet

Focus on the node parallelism level



Smilei) Workshop

I. Vectorization

Smilei Workshop – Node-level optimization – 3

Vectorization is a component of each core



- Vectorization is a parallel computation located at the core level.
- It is referred to as SIMD for Single Instruction Multiple Data

We want to sum vector A with vector B



▶ In a scalar loop, the core will perform each sum one by one...



▶ In a scalar loop, the core will perform each sum one by one...



▶ In a scalar loop, the core will perform each sum one by one...



▶ In a scalar loop, the core will perform each sum one by one until the end



▶ The vectorized version performs the sum of all elements at once



Most modern processors perform both an addition and a multiplication in a single vectorized cycle (referred o as FMA for Fused-Add-Multiply instruction)

$$D = A + B X C$$

If-branch can also be vectorized using masks

Largest vectors are composed of 8 double-precision floats (AVX512 for instance)

Vectorization bottlenecks



0

0

0

0

 \bigcirc

Vectorization bottlenecks



Vectorized versus scalar operator implementations





sorting, Computer Physics Communications 244, 246-263 (2019) arXiv:1810.03949

An adaptive method in time and space



An adaptive method in time and space

Thermal plasma 3D benchmark on a Skylake node (2 MPIs x 24 OMPs)



Adaptive SIMD vectorization on large-scale simulations



Midly-relativistic collisionless shock simulation case:

- Mesh size: 2728 x 192 x 192 cells
- Patch size: 8 x 8 x 8 cells
- Domain size: 300 x 28.5 x 28.5 (c/ω)³
- Reconfiguration every 8 iterations
- 64 Intel Skylake processors (1536 cores) on Irene Joliot-Curie

Smilei) Workshop

III. Adaptation to ARM-based processors

Many code adaptation to improve performance on ARM-based processors

- Code optimization (Fujitsu compiler, LLVM, GNU and ARM-clang) for the Fujitsu A64FX processor to fill the gap between the x86 processor efficiency
- Improved performance also on x86 processors especially with the GNU and LLVM compilers
- Still room for performance improvement on the most recent processors

Skylake and A64FX runtime comparison



Smilei) Workshop

III. Task-based programming
(prospective work)

Notion of asynchronism and task-based programming (work in progress)

► An application can be divided temporally and spatially into interdependent tasks of different natures (computation, communication, IO)

► Using a smart runtime scheduler, tasks can then be run concurrently/asynchonously in parallel on a large number of cores/ on several architectures.

► To use a task-based model can speedup the code by overlapping IO and communication with computation.

► Factor of performances: grain size (fine, coarse), scheduler, dependency graph

► OpenMP task, OMPSS, StarPU, libKOMP, Eventify...



Profiling of the PIC iteration with and without tasks



Smilei) Workshop

III. GPU computing (work in progress)

How to program on GPUs

So far, A GPU always works as an accelerator and needs a CPU for system tasks (IO, network communication...)



How to program on GPUs

So far, A GPU always works as an accelerator and needs a CPU for system tasks (IO, network communication...)



How to program on GPUs

► GPU version under construction, preliminary results



Conclusion

Constant under-going efforts to adapt the code to most recent architectures

 Next priority developments in term of HPC are GPU porting (working in 3D with basic operators) and ARM-based processor optimization

Node-level efficiency is crucial for Exascale computing

Acknowledgement

Thank you for your attention