arm

Arm in HPC



Arm is ubiquitous

21 billion chips sold by partners in 2017 alone

Mobile/Embedded/IoT/ Automotive/Server/GPUs Partnership is key

We design IP, not manufacture chips

Partners build products for their target markets Choice is good

One size is not always the best fit for all

HPC is a great fit for co-design and collaboration **Qrm**

CPU Engagement Models With Arm

Core License


Partner licenses complete microarchitecture design

- Wide choices available
- Many different A, R & M products

CPU differentiation through:

- Flexible configuration options
- Wide implementation envelope with different process technologies

Range of licensing & engagement models possible



Architecture License

Partner designs complete CPU microarchitecture from scratch

 Clean room – no reference to Arm core designs


Freedom to develop any design

- Must conform to the rules & programmers model of a given architecture variant
- Must pass Arm architecture validation to preserve software compatibility

Long term strategic investment

ARM's mission

Deploy energy-efficient ARM-based technology, wherever computing happens...



HPC strategy



Mission: Enable the world's first Arm supercomputers

Strategy: Enablement + Co-Design + Partnership

Building Blocks

Enablement

- Address gaps in computational capability and data movement within Architecture
- Seed the software ecosystem with open source support for Armv8 and SVE libraries, tools, and optimized workloads
- Provide world class tools for compilation, analysis, and debug at large scale

Co-Design

- Work with key end-customers in DoE, DoD, RIKEN, and EU to design balanced architecture, uArchitecture and SoCs based on real-world workloads, not benchmarks
- Develop simulation and modelling tools to support co-design development with endcustomers, partners, and academia

Partnership

- Work with Architecture partners to bring optimized solutions to market quickly
- Work with ATG & uArchitecture design teams to steer future designs to be more relevant for HPC, HPDA, and ML
- Work with key ISVs to enable mid-market

Deployment



© 2019 Arm Limited

Arm CPU vendors for server and HPC segment


Publicly announced

Vendor	Type of License	HPC Focus	Current CPU	Future CPUs
Cavium/Marvell	Architecture License	Yes	Cavium ThunderX2	Available under NDA
Ampere	Architecture License	No	eMAG Skylark (14nm)	Available under NDA
Fujitsu	Architecture License	Yes	A64FX (7nm) (SVE 512bit)	Public commitment to develop future Arm CPUs
Amazon	Architecture License	No	Graviton	Available under NDA
Arm	Architecture License	Yes	Neoverse N1	Public commitment to develop future Arm CPUs

Other vendors – HXT (China), Phytium (China). Potential future vendors EPI (European processor initiative)


Cavium ThunderX2 CN99XX

- Cavium's next generation 64-bit Arm processor
 - Taken from Broadcom Vulcan
- 32 cores @ 2.2 GHz (other SKUs available)
 - 4 Way SMT
 - Fully out of order execution
 - 8 Memory channels
 - 1 DPC DDR4 2667MT/s
 - => 512 GB / socket
- Available in dual SoC configurations
 - CCPI2 interconnect
 - 108x PCIe 3.0 lanes (dual socket)
 - 180-200w / socket
- No SVE vectorisation
 - But still 128-bit NEON vectorisation



Fujitsu A64FX

- Chip designed for RIKEN POST-K machine
- 48 core 64-bit Armv8 processor
 - + dedicated OS cores
- With SVE vectorisation
 - 512 bit vector length
- 32 GB HBM
 - No DDR
 - 1 TB/s bandwidth
- TOFU 3 interconnect



	A64FX (Post-K)	SPARC64 XIfx (PRIMEHPC FX100)	
ISA (Base)	Armv8.2-A	SPARC-V9	
ISA (Extension)	SVE	HPC-ACE2	
Process Node	7nm	20nm	
Peak Performance	>2.7TFLOPS	1.1TFLOPS	
SIMD	512-bit	256-bit	
# of Cores	48+4	32+2	
Memory HBM2 HMC		HMC	
Memory Peak B/W	1024GB/s	240GB/s x2 (in/out)	









arm

2017: AToS, HPE and Cray Announce Products

AToS Sequana (ISC 2017)





HPE Apollo 70 (SC 2017)



Cray XC50 (SC 2017)



Deployments: Astra at Sandia

Mapping performance to real-world mission applications



💋 CAVIUM

THUNDERX

- 2592 HPE Apollo 70 nodes with 145,152 cores in total
- 2.3 theoretical peak petaflops @1.2MW power
- Cavium ThunderX2 processors
- Mellanox EDR InfiniBand
- 8 Memory Channels per socket (332 TB memory with 885 TB/s bandwidth)

Deployments: HPE's Comanche Collaboration

Early access to Cavium ThunderX2 systems that became Apollo 70





Engagements in HPE Comanche program have accelerated adoption

- We have been able to assess the state of fundamental software stacks, such as MPI and NUMA capabilities
 - Collaborative work here especially great with all partners focusing on interoperability issues
 - Examples include fixing bugs with kernels, MPI drivers and OpenMP thread placement
 - Optimization of packages, environment and execution configurations





arm


Deployments: Isambard @ GW4

Isambard system specification

- 10,752 Armv8 cores (168 x 2 x 32)
 - Cavium ThunderX2 32core 2.1GHz
- Cray XC50 Scout form factor
- High-speed Aries interconnect
- Cray HPC optimised software stack
 - CCE, CrayPAT, Cray MPI, math libraries, ...
- Technology comparison:
 - x86, Xeon Phi, Pascal GPUs
- Phase 1 installed March 2017
- Phase 2 (the Arm part) ships Oct 2018
- £4.7m total project cost over 3 years



http://gw4.ac.uk/isambard/



Source: http://uob-hpc.github.io/assets/Isambard_ECMWF_HPC_WS_Sep_2018.pdf

Deployments: Catalyst UK

Hewlett Packard Enterprise

arm







HPE, in conjunction with **Arm** and **SUSE**, announced in April the "**Catalyst UK**" program: deployments to accelerate the growth of the Arm **HPC** ecosystem into three universities

Each machine will have:

University of BRISTOL

Bristol: VASP, CASTEP, Gromacs, CP2K, Unified Model, NAMD, Oasis, NEMO, OpenIFS, CASINO, LAMMPS



EPCC: WRF, OpenFOAM, Two PhD candidates



Department for

Business, Energy & Industrial Strategy

Leicester: Dataintensive apps, genomics, MOAB Torque, DiRAC collab

• SUSE Linux Enterprise Server for HPC

• 64 HPE Apollo 70 systems, each with

processors (i.e. 4096 cores per system),

two 32-core Cavium ThunderX2

128GB of memory and Mellanox

InfiniBand interconnects

RIKEN Post-K

Features of Post-K CPU and Interconnect

FUĴITSU

Fujitsu CPU, adopting ARM ISA and enhanced Tofu interconnect
Inheriting and enhancing the K computer's innovative features


	Functions & Architecture	Post-K	K computer
Processor	Base ISA + SIMD Extensions	ARMv8-A+SVE	SPARCv9+HPC-ACE
	SIMD width [bit]	512	128
	FP16 (half precision) support	v	-
	FMA: Floating-point multiply and add	v	v
	Math. acceleration primitives*	🖌 Enhanced	v
	Inter-core barrier	v	v
	Sector cache	✓ Enhanced	v
	Hardware "prefetch" assist	✓ Enhanced	v
Interconnect	Tofu	✓ Enhanced	V



arm

Arm's solution for HPC application development and porting

Combines cross-platform tools with Arm only tools for a comprehensive solution




Tools



© 2019 Arm Limited

Arm Allinea Studio

A quick glance at what is in Arm Allinea Studio



arm COMPILER

Commercial C/C++/Fortran compiler with best-in-class performance



Compilers tuned for Scientific Computing and HPC



Latest features and performance optimizations



Commercially supported by Arm

Tuned for Scientific Computing, HPC and Enterprise workloads

- Processor-specific optimizations for various server-class Arm-based platforms
- Optimal shared-memory parallelism using latest Arm-optimized OpenMP runtime

Linux user-space compiler with latest features

- C++ 14 and Fortran 2003 language support with OpenMP 4.5*
- Support for Armv8-A and SVE architecture extension
- Based on LLVM and Flang, leading open-source compiler projects

Commercially supported by Arm

 Available for a wide range of Arm-based platforms running leading Linux distributions – RedHat, SUSE and Ubuntu

Arm Performance Libraries

Optimized BLAS, LAPACK and FFT

Commercial 64-bit Armv8-A math libraries

- Commonly used low-level math routines BLAS, LAPACK and FFT
- Validated with NAG's test suite, a de-facto standard

Best-in-class performance with commercial support

- Tuned by Arm for Cortex-A72, Cortex-A57 and Cortex-A53
- Maintained and supported by Arm for a wide range of Arm-based SoCs
 - Including Cavium ThunderX and ThunderX2 CN99 cores

Silicon partners can provide tuned micro-kernels for their SoCs

- Partners can contribute directly through open source route
- Parallel tuning within our library increases overall application performance




Performance on par with best-in-class math libraries





Arm Allinea Studio

A quick glance at what is in Arm Allinea Studio



Arm Forge

An interoperable toolkit for debugging and profiling



Commercially supported by Arm





The de-facto standard for HPC development

- Available on the vast majority of the Top500 machines in the world
- Fully supported by Arm on x86, IBM Power, Nvidia GPUs, etc.


State-of-the art debugging and profiling capabilities

- Powerful and in-depth error detection mechanisms (including memory debugging)
- Sampling-based profiler to identify and understand bottlenecks
- Available at any scale (from serial to petaflopic applications)


Easy to use by everyone

- Unique capabilities to simplify remote interactive sessions
- Innovative approach to present quintessential information to users

Migrate and debug application



Optimize on Arm



Identify regions of high OpenMP synchronisation

arm

Arm Performance Reports

Characterize and understand the performance of HPC application runs



Commercially supported by Arm



Accurate and astute insight



Relevant advice to avoid pitfalls

Gathers a rich set of data

- Analyses metrics around CPU, memory, IO, hardware counters, etc.
- Possibility for users to add their own metrics


Build a culture of application performance & efficiency awareness

- Analyses data and reports the information that matters to users
- Provides simple guidance to help improve workloads' efficiency

Adds value to typical users' workflows

- Define application behaviour and performance expectations
- Integrate outputs to various systems for validation (e.g. continuous integration)
- Can be automated completely (no user intervention)

Maximize efficiency




Applications



Confidential © 2018 Arm Limited


Application performance – GW4

Results presented at the Arm Research Summit, 2018 (Higher is better)




- For each application, results are relative to best configuration
- CCE/Arm fastest in all but one case

Application performance – GW4



arm

Application performance – GW4




Ecosystem

arm

Confidential © 2018 Arm Limited

Arm HPC Ecosystem – Overview



OpenHPC : Easy HPC stack deployment on Arm

OpenHPC is a community effort to provide a common, verified set of open source packages for HPC deployments

Arm and partners actively involved:

- Arm is a silver member of OpenHPC
- Linaro is on Technical Steering Committee
- Arm-based machines in the OpenHPC build infrastructure

Status: 1.3.6 release out now

• Packages built on Armv8-A for CentOS and SUSE

Functional Areas	Components include
Base OS	CentOS 7.5, SLES 12 SP3
Administrative Tools	Conman, Ganglia, Lmod, LosF, Nagios, pdsh, pdsh- mod-slurm, prun, EasyBuild, ClusterShell, mrsh, Genders, Shine, test-suite
Provisioning	Warewulf
Resource Mgmt.	SLURM, Munge
I/O Services	Lustre client (community version)
Numerical/Scientific Libraries	Boost, GSL, FFTW, Metis, PETSc, Trilinos, Hypre, SuperLU, SuperLU_Dist,Mumps, OpenBLAS, Scalapack, SLEPc, PLASMA, ptScotch
I/O Libraries	HDF5 (pHDF5), NetCDF (including C++ and Fortran interfaces), Adios
Compiler Families	GNU (gcc, g++, gfortran), LLVM
MPI Families	OpenMPI, MPICH
Development Tools	Autotools (autoconf, automake, libtool), Cmake, Valgrind,R, SciPy/NumPy, hwloc
Performance Tools	PAPI, IMB, pdtoolkit, TAU, Scalasca, Score-P, SIONLib



HPC Applications ported to Arm

GROMACS	LAMMPS	CESM	MrBayes	Bowtie	
NAMD	AMBER	Paraview	SIESTA	VMD	
WRF	Quantum ESPRESSO	CP2k	MILC	GEANT4	
OpenFOAM	GAMESS	VisIT	DL_POLY	NEMO	
BLAST	NWCHEM	Abinit	BWA	QMCPACK	
Build recipes online at https://gitlab.com/arm-hpc/packages/wikis/home					

Chem/Phys Weather CFD Visualization Genomics

Arm HPC Ecosystem website: www.arm.com/hpc

Starting point for developers and end-users of Arm for HPC

Latest events, news, blogs, and collateral including whitepapers, webinars, and presentations

Links to HPC open-source & commercial SW packages Guides for porting HPC applications

Quick-start guides to Arm tools


Links to community collaboration sites

Curated and moderated by Arm



Arm HPC Community: community.arm.com/tools/hpc/

HPC Community-driven Content



Blogs by Arm and our HPC community

Calendar of upcoming events such as workshops and webinars

HPC Forum with questions & posts curated and moderated by Arm HPC technical specialists

Ask, answer, share progress and expertise

Arm HPC Packages wiki

www.gitlab.com/arm-hpc/packages/wikis

- Dynamic list of common HPC packages
- Status and porting recipes
- Community driven
- Anyone can join and contribute
- Provides focus for porting progress
- Allows developers to share and learn

	ttps://gitlab.com/arm-hpc/packages/w	ikis/home					☆ 0 :			
ab Projects.	Groups Snippets Help				Search	or jump to (Sign in / Register			
kages	🕼 Arm HPC Users Group 🤌 🏮 pi	🕼 Arm HPC Users Group > 🕏 packages > Wiki > Home								
	Home Page history					tory categories				
tory	Last edited by arm-hpc packages pipeline 1 week ago					Allpackages				
Requests	This Wiki exists to capture and link to information regarding the packages considered critical									
	Download the summary Excel Spreadsheet Closed source									
NIS		Please make any modifications you like to the individual package pages. Especially desirable contributions are:								
	Debugger									
	🗢 🔍 😝 Allpackages · Wi	☆ ⊖								
	← → C ☆ 🔒 https	← → C Δ 🔒 https://gitlab.com/arm-hpc/packages/wikis/categories/allPackages								
	🦊 GitLab Projects G	roups Snippets Help					Search or jump	to Q Sign in / Regis		
	packages	packages (1) Arm HPC Users Group > & packages > Wiki > ··· > Allpackages						Clone repository		
	+ Project	Project Allpackages Page his						y categories		
	Repository	Last edited by arm-hpc packages pipeline 1 week ago								
		All Packages						Apex Application Benchmark		
	11 Merge Requests	· ····································								
	& CI/CD	package	last modified	BuildMaturity	CompilesARMCompile	CompilesGCC		Closed source		
Slapse sidebar	🖸 Wiki	abinit	2018-04-04	NeedsPatch	Yes	Yes		Compiler		
	Members	adios	2017-12-04	-	Yes	Yes		Coral2 Debugger Doe Emulator Filesystem Isambard list Language Library Mantevo		
		adventure	2017-12-04	2	-	-				
		allinea-ddt	2017-12-06	Supported	NA	NA				
		allinea-map	2017-12-06	Supported	NA	NA				
		alya	2017-07-17		-	Yes				
		arpack	2017-07-17	-	Yes					
		asearch-blas	2017-07-10							
		atlas	2017-07-18	-	-	Yes				
		augustus	2017-12-07	5	2	121		More Pages		
		autoconf	2017-12-04	2	Yes	Yes				
		automake	2017-12-04	2	Yes	Yes				
		AWP-ODC	2018-07-25	NeedsPatch	Yes	Yes				


Looking Forward



Confidential © 2018 Arm Limited

Arm Architecture

- Armv7 Advanced SIMD (*aka* Arm NEON instructions) now 12 years old
 - Integer, fixed-point and non-IEEE single-precision float
 - 16 × 128-bit vector registers
- AArch64 Advanced SIMD was an evolution
 - Gained full IEEE double-precision float and 64-bit integer vector ops
 - 32 × 128-bit vector registers



What about the <u>Scalable</u> Vector Extension?

• Updated vector extension after Advanced SIMD (aka Arm NEON) with features needed for new markets (e.g., gather load & scatter store, per-lane predication, longer vectors)


• There is no preferred vector length

- The vector length (VL) is a hardware choice, 128-2048b, in increments of 128b
- A Vector Length Agnostic (VLA) programming adjusts dynamically to the available VL

• SVE is not an extension of Armv8 Advanced SIMD (aka Neon)

- SVE is a separate, optional extension with a new set of instruction encodings.
- Initial focus is HPC and general-purpose server, not media/image processing.
- SVE begins to tackle traditional barriers to auto-vectorization
 - Very low overhead vs scalar code to encourage opportunistic vectorization.
 - Software-managed speculative vectorization of uncounted loops (i.e. C break).
 - Extract more data-level parallelism (DLP) from existing C/C++/Fortran source code

SVE is Arm's next generation SIMD ISA





Vectorisation for SVE

- SVE instructions can be generated by autovectorisation
 - With or without directives
- Directives / Pragmas to help with vectorisation:
 - IVDEP
 - VECTOR ALWAYS
 - OMP SIMD
- ACLE (Arm C Language Extensions) for SVE
 - C/C++ (Fortran by bindings) #include <arm_sve.h>
 - SVE intrinsics and datatypes
 - <u>https://developer.arm.com/docs/100987/latest/arm-c-language-extensions-for-sve</u>

Open source support

- Arm actively posting SVE open source patches upstream
 - Beginning with first public announcement of SVE at HotChips 2016.

• Available upstream

- <u>GNU Binutils-2.28</u>: released Feb 2017, includes SVE assembler & disassembler.
- GCC 8: Full assembly, disassembly and basic auto-vectorization
- LLVM 7: Full assembly, disassembly
- QEMU 3: User space SVE emulation
- GDB 8.2 HPC use cases fully included

• Under upstream review

- <u>LLVM</u>: since Nov 2016, as presented at LLVM conference.
- Linux kernel: since Mar 2017, LWN article on SVE support.

Compiler support for SVE

Feature	Upstream GCC	Upstream LLVM	Arm Compiler 6 (For bare metal)	Arm HPC Compiler (for Linux user-space)
SVE asm and disasm	Yes	Yes	Yes	Yes
SVE code generation	Yes	No Planned for 2018-19	Yes	Yes
SVE ACLE	No Planned for GCC9 (2019)	No Planned for 2018-19	Yes	Yes
Auto-vectorization	Basic More improvements planned for GCC9	None Planned for 2019-20	Advanced	Advanced

Arm Instruction Emulator

Develop your user-space applications for future hardware today

Ð

Develop software for tomorrow's hardware today





Commercially Supported by ARM Start porting and tuning for future architectures early

• Reduce time to market, Save development and debug time with Arm support

Run 64-bit user-space Linux code that uses new hardware features on current Arm hardware

- SVE support available now. Support for 8.x planned.
- Tested with Arm Architecture Verification Suite (AVS)

Near native speed with commercial support

- Emulates only unsupported instructions
- Integrated with other commercial Arm tools including compiler and profiler
- Maintained and supported by Arm for a wide range of Arm-based SoCs


Arm Instruction Emulator

Develop your user-space applications for future hardware today


Run Linux user-space code that uses new hardware features (SVE) on current Arm hardware

Simple "black box" command line tool

```
$ armclang hello.c --march=armv8+sve
$ ./a.out
Illegal instruction
$ armie -a=armv8+sve ./a.out
Hello
```



HPC benchmarks SVE vs. NEON



arm

+ + + +

+ + + +

+ + + +

+ + +

+ + +

Questions?

+ + + +

+ + +

+ + + + +

© 2018 Arm Limited