Acceleration of stencilbased fusion kernels

Y. ASAHI¹, G. Latu¹, T. Ina², Y. Idomura², V. Grandgirard¹, X. Garbet¹ CEA¹, Japan Atomic Energy Agency²











energie atomique • energies alternatives

Introduction

Demands for exa-scale supercomputer

Semi-Lagrangian and Finite-Difference kernels from GYSELA and GT5D

Optimization strategies

Semi-Lagrangian kernel on Xeon Phi and GPGPU Finite-Difference kernel on Xeon Phi and GPGPU

Summary

Acceleration ratio of kernels

Introduction

Demands for exa-scale supercomputer

Semi-Lagrangian and Finite-Difference kernels from GYSELA and GT5D

Optimization strategies

Semi-Lagrangian kernel on Xeon Phi and GPGPU Finite-Difference kernel on Xeon Phi and GPGPU

Summary

Acceleration ratio of kernels

Plasma turbulence simulation



Each grid point has structure in real space (x, y, z) and velocity space (vII, v_{\perp})

5D stencil computations

[Idomura et al., Comput. Phys. Commun (2008); Nuclear Fusion (2009)]

- The fusion plasma performance is dominated by plasma turbulence
- First principle full-f 5D gyrokinetic model is employed for plasma turbulence simulation
 - Peta-scale machine required due to huge computational cost (even for single-scale simulation)
- Concerning the dynamics of kinetic electrons, more computational resource is needed
 - Accelerators are key ingredients to satisfy huge computational demands at reasonable energy consumption

GYSELA and GT5D

GYSELA [1] and GT5D [2] computes **4D convection operator** in the Vlasov equation with different numerical schemes

$$\frac{\partial f}{\partial t} = \mathcal{G}\left(f\right) + \mathcal{C}\left(f\right)$$

$$\mathcal{G}(f) = -\mathbf{U}_1 \cdot \frac{\partial f}{\partial \mathbf{R}} - U_2 \frac{\partial f}{\partial v_{\parallel}}$$
 4D Op.

- GYSELA computes 4D convection operator (which is split into 1D+1D +2D parts) with Semi-Lagrangian method.
- GT5D kernel computes the 4D convection operator with a 4th order finite difference (Morinishi scheme, 17-stencils).



Acceleration of stencil kernels

Difficulty of the acceleration of 5D stencil kernels

- Vectorisation (SIMD instructions)
- load balancing within a plenty of cores
- Complex memory access patterns (affinity to architecture)

Establish the optimisation strategies of high dimensional stencil kernels on accelerators

- Employing the 4D fusion kernels with different numerical schemes: Semi-Lagrangian and Finite-Difference
- Investigate the architecture affinity to the complex memory access patterns: Indirect-access and strided-access

Introduction

Demands for exa-scale supercomputer

Semi-Lagrangian and Finite-Difference kernels from GYSELA and GT5D

Optimization strategies

Semi-Lagrangian kernel on Xeon Phi and GPGPU

Finite-Difference kernel on Xeon Phi and GPGPU

Summary

Acceleration ratio of kernels

Optimization of Semi-Lagrangian kernel



Xeon Phi

	time [s]	Speed up	GFlops	GB/s
Original	7.557	-	155.2	56.96
AoSoA layout	6.853	1.10	171.2	62.81
Dynamic schedule	6.575	1.15	178.4	65.41

- Changing array style from Array of Structure (AoS) to Array of Structure of Array (AoSoA) for SIMD load
- Dynamic scheduling to improve load balance

GPGPU		time [s]	Speed up	GFlops	GB/s
	Original	5.883	-	199.4	71.02
arman TESLA	Coalescing access to feet array	5.654	1.04	207.5	73.73
	Texture cache utilization	3.135	1.88	374.2	130.63

- Changing array style from Array of Structure (AoS) to Array of Structure of Array (AoSoA) for coalescing
- Texture cache usage to reduce indirect access cost

Semi-Lagrangian kernel

```
#define VSIZE 16
1
   #pragma omp for collapse(2), schedule(static, 1)
2
                                                                      2D interpolation in \theta, \phi directions
     for(int l = 0; l < Nvpar+1; l++){
3
       for(int k = 0; k < Nphi; k++){
4
         for(int j = 0; j < N theta; j++){
                                                                      Problem size (128, 72, 52, 201)
5
           for(int ii = 0; ii < Nr; ii += VSIZE)
6
   #pragma simd
7
            for(int i = 0; i < VSIZE; i++){
8
               // Load the coordinate of foot points in each direction
9
               theta_star[i] = feet[l][k][j][2*(ii + i)];
                                                                                 1. Load from 4D Foot point (AoS)
10
               phi_star[i] = feet[l][k][j][2*(ii + i) + 1];
11
12
   #pragma ivdep
13
            for(int i = 0; i < VSIZE; i++){
14
               // Corresponding array index in each direction
15
                                                                                2. Compute nearest index
               theta_pos[i] = int(theta_star[i] * thetadim_invh);
16
               phi_pos[i] = int(phi_star[i] * phidim_invh);
17
               // Compute spline bases
18
                                                                                3. Compute 2D Spline basis
               splinex basis(theta star, theta pos, theta base);
19
               splinex_basis(phi_star, phi_pos, phi_base);
20
21
             for(int i = 0; i < VSIZE; i++){
22
               // Load spline coefficients (indirect access)
23
               vec_scoef[0][i] = scoef[l][phi_pos[i]-1][theta_pos[i]-1];
24
                                                                                4. Load 2D Spline coefficient
               vec_scoef[1][i] = scoef[l][phi_pos[i]-1][theta_pos[i]+0];
25
               vec_scoef[2][i] = scoef[l][phi_pos[i]-1][theta_pos[i]+1];
26
                                                                                (indirect access)
               vec_scoef[3][i] = scoef[l][phi_pos[i]-1][theta_pos[i]+2];
27
               vec_scoef[4][i] = scoef[1][phi_pos[i]+0][theta_pos[i]-1];
28
29
                                                                                Non-continuous access
               vec_scoef[14][i] = scoef[l][phi_pos[i]+2][theta_pos[i]+1];
30
               vec\_scoef[15][i] = scoef[1][phi\_pos[i]+2][theta\_pos[i]+2];
31
32
   #pragma simd
33
             for(int i = 0; i < VSIZE; i++){
34
               // Cubic spline interpolation
35
                                                                                5. Spline interpolation (2D)
               spline interpolation(fval,vec scoef,theta base,phi base);
                                                                      ←──
36
37
38
39
40
```

41



Applying Array of Structure of Array (AoSoA) layout to SIMD load operation

Load Imbalance on Phi



- Elapsed time of a single iteration by each thread (x 100 times)
- Each result sorted by elapsed time and averaged within 100 results
- The maximum elapsed time is reduced by 6%, which is roughly the same as 5% performance improvement by changing the schedule

Texture memory usage



- Each thread accesses different foot points and thus the access pattern is basically unpredictable (in-direct access)
- Due to the physical features, there is a spatial locality
 →A thread accesses a memory address close to the addresses accessed by
 threads in the vicinity (similar memory access pattern to texture mapping).
- **Texture cache** usage to reduce the penalty from in-direct accesses

Introduction

Demands for exa-scale supercomputer

Semi-Lagrangian and Finite-Difference kernels from GYSELA and GT5D

Optimization strategies

Semi-Lagrangian kernel on Xeon Phi and GPGPU Finite-Difference kernel on Xeon Phi and GPGPU

Summary

Acceleration ratio of kernels

Optimization of Finite-difference kernel

Xeon Phi



	time [s]	Speed up	GFlops	GB/s
Original	0.429	-	30.7	58.21
Thread mapping	0.331	1.27	39.8	66.61

• Explicit thread mapping to improve the cache locality in space and time

GPGPU		time [s]	Speed up	GFlops	GB/s
	Original	0.747	-	16.7	34.6
TESLA	Thread mapping	0.160	4.67	78.0	161.9
and the second s	Cyclic register usage	0.131	5.7	95.2	162.8
and the second sec	Manual unrolling	0.115	6.50	108.5	153.9

- Appropriate thread mapping to avoid warp divergence
- Effective register usage to reduce the total amount of memory accesses

Finite Difference kernel



- Reduce the total amount of memory accesses by using the shared cache in conventional CPUs
- Huge latency in **remote L2 cache accessing** across cores on Xeon Phi
- The size of shared cache is not large enough for GPU

Shared cache usage in CPUs

Ex. 2D finite difference $f_{i,j}^{n+1} = C_{00}f_{i,j}^n + C_{01}f_{i,j-1}^n + C_{02}f_{i,j+1}^n + C_{03}f_{i-1,j}^n + C_{04}f_{i+1,j}^n$.



 In Cyclic decomposition, adjacent threads can share the data on shared cache (an adjacent thread loads data with the adjacent index)

Shared cache usage in Phi

17



- Shared L2 cache is distributed over cores on Xeon Phi
- Shared L2 cache accessing is still possible but it involves the cache access across the cores.
 →remote access latency [1]
- Efficient cache usage by changing the thread mapping pattern

[1] Jianbin Fang, Ana Lucia Varbanescu, Henk J. Sips, Lilun Zhang, Yonggang Che, and Chuanfu Xu, CoRR, 2013.

Cache locality in space and time Considering the memory access pattern to f[l][k][j][i] array

- 0 with the task parallelisation for the two outermost directions (i and j loops)
- Counting the total amounts of memory access to the f[l][k][j][i] for each (i, j) index by a single core with 4 Hyper Threads. Each core computes pairs of 16 different indices (in combination of i and j) in the current problem size \rightarrow Treated by 4 different sequential steps with 4 Hyper threads

$$C_{i,j} = \sum_{m} C_{i,j}^{m} = \sum_{m} \sum_{tid \in \text{Core}} T_{i,j,tid}^{m},$$

 $T_{i,j,tid}^m$: the total counts of memory access to f[:][:][i][j] by a single Hyper Thread at the m-th step



Appropriate thread mapping (GPU)

Original kernel (threads mapped to I, k plane) j (loop direction) (a)#define VSIZE 64 k__shared__double coef_s[17, VSIZE]; // Shared memory for coefficients l = threadIdx.x+blockIdx.x*blockDim.x; k = threadIdx.y+blockIdx.y*blockDim.y; for(i = 0; i < nx; i++){ for(j = 0; j < ny; j++){ 6 if(threadIdx.y == 0) compute_coeffs(vx, vy, vz, vv, coef0_s); : Active compute finite diffs(f, df, coef0_s); : Waiting 10 **Divergent branch** 11 Optimized kernel (threads mapped to I, j plane) k (loop direction) (b)l = threadIdx.x+blockIdx.x*blockDim.x; j = threadIdx.y+blockIdx.y*blockDim.y;

- 3 for(i = 0; i < nx; i++){
- 4 compute_coeffs(vx, vy, vz, vv, coef0_r, coef1_r, coef2_r, ..., coef16_r);

```
5 for (k = 0; k < nz; k++)
```

```
compute_finite_diffs(f, df, coef0_r, coef1_r, coef2_r, ..., coef16_r);
```



• Appropriate thread mapping to avoid divergent branch (coefficient computation)

Effective register usage

• Cyclic register usage in the inner most direction

- 1 l = threadIdx.x+blockIdx.x*blockDim.x;
- 2 j = threadIdx.y+blockIdx.y*blockDim.y;
- ³ i = blockIdx.z;
- 4 compute_coeffs(vx, vy, vz, vv, coef0_r, coef1_r, coef2_r, ..., coef16_r);
- 5 $k = \hat{0};$
- 6 $fk1_r = f[i][j][k-2][1]; fk2_r = f[i][j][k-1][1];$
- 7 $fk3_r = f[i][j][k][1]; fk4_r = f[i][j][k+1][1];$
- 8 for (k = 0; k < nz; k++)
- 9 $fk5_r = f[i][j][k+2][1];$
- 10 $df[i][j][k][l] = coef0_r * fk3_r + coef1_r * f[i][j][k][l-1]$
- 11 + $coef2_r * f[i][j][k][l+1] + coef3_r * fk2_r + coef4_r * fk4_r$
- 12 + coef5_r * f[i][j-1][k][l] + coef6_r * f[i][j+1][k][l]
- 13 + coef7_r * f[i-1][j][k][l] + coef8_r * f[i+1][j][k][l]
- 14 + coef9_r * f[i][j][k][1-2] + coef10_r * f[i][j][k][1+2]
- 15 + coef11_r * fk1_r + coef12_r * fk5_r + coef13_r * f[i][j-2][k][1]
- $+ coef14_r * f[i][j+2][k][l] + coef15_r * f[i-2][j][k][l]$
- 17 + coef16_r * f[i+2][j][k][l];
- 18 // Slide registers in k direction

```
19 fk1_r = fk2_r; fk2_r = fk3_r; fk3_r = fk4_r; fk4_r = fk5_r;
```

```
20 }
```

5 stencils in k direction are kept on registers (registers are used cyclically)

Loop unrolling in i direction

Reduce additional memory accesses for derivative in i direction

Introduction

Demands for exa-scale supercomputer

Semi-Lagrangian and Finite-Difference kernels from GYSELA and GT5D

Optimization strategies

Semi-Lagrangian kernel on Xeon Phi and GPGPU Finite-Difference kernel on Xeon Phi and GPGPU

Summary

Acceleration ratio of kernels

Testbed description

	Sandy Bridge	FX100	Xeon Phi	GPU
	Cintel Sandy Bridge		Accel Phil Cognesses	Carrow TESLA
CPU / GPU	SandyBridge-Ep	SPARC64XIfx	Xeon Phi 5110P	Tesla K-20X
Compiler	intel compiler 13.1.3	Fujitsu compiler 2.0	intel compiler 13.1.3	pgfortran 15.7
Cores (DP)	8	32 + 2	60	896
Cache [MB]	20	24	0.5 x 60	1.5
GFlops (DP)	172.8	1000	1010	1310
STREAM GB/s	40	320	160	180
SIMD width	4 (AVX)	4	8	N/A
Power efficiency [MFlops/W]	562	1910	1501	2973
Flop/Byte	4.32	3.13	6.31	7.28

 Adding FX100 as a reference for acceleration, which has a comparable performance to accelerators.

Acceleration of kernels

SL	Time [s]	GFlops (%)	GB/s (%)	Acceleration
Sandy	25.43	46.1 (26.7)	16.49 (41.2)	-
Xeon Phi	6.577	178.4 (17.7)	65.41 (40.9)	3.87
GPGPU	3.135	374.2 (28.6)	130.63 (72.6)	8.11
FX100	3.494	301.3 (29.7)	117.21 (36.6)	7.28
FD	Time [s]	GFlops (%)	GB/s (%)	Acceleration
Sandy	0.453	28.96 (16.8)	39.21 (98.0)	-
Xeon Phi	0.331	39.75 (3.93)	66.61 (41.6)	1.37
GPGPU	0.115	108.5 (8.28)	153.9 (85.5)	3.94
FX100	0.091	141.3 (13.97)	189.9 (59.3)	4.98



- Both kernels show good performance on GPGPU
- Low performance of SL kernel on Phi could be due to indirect access
- Low performance of FD kernel on Phi could be due to memory bound feature

Summary for optimization strategies



Xeon Phi

- AoSoA layout for SIMD load (SL)
- Improve load balancing by dynamic scheduling (SL)
- High cache locality in space and time (SL, FD)



GPGPU

- AoSoA layout for coalescing (SL)
- **Texture memory** for indirect accessing (SL)
- Effective register usage (FD)