## Parallelization and Optimization in the CFD context

An overview of stencil codes

### Philippe Parnaudeau<sup>†</sup>, Senior Research Engineer - CNRS

† Institut Pprime, CNRS, UPR 3346 e-mail: philippe.parnaudeau@cnrs.pprime.fr - Web page: https://www.pprime.fr



- Context
- A few basics
- Metrics and boundaries definition
- 4 Method to know your application
- Optimization: rules and examples
- 6 Tools and rules for: Analysis, Profiling, Debugging
- Scientific and math librairies
- Questions?

### Numerical simulation

- Third pillar of science
- Some issues can only be addressed in this way: universe, climate, medicine ...
- Some other are complementarily (cheaper or faster) tackled: nuclear, aerodynamics ...






Figure: Cosmology [1]; Fusion plasmas [2]; Molecular dynamics simulations [3]; Computational Lung Model [4].

# Computer science: From theory to first transistor



## 70 years of supercomputers: The last 35 years



Top supercomputer: Moore's law



## Computer Architectures

#### Parallel computer ⇔ Multiple-hybride CPU architecture computer

One task simultaneously on the whole (or a subset) part of a computer/cluster/supercomputer

#### Flynn's taxonomy: evolution in 4 major groups

- Single Instruction Single Data: Sequential computer (Von Neumann)
- Single Instruction Multiple Data: Vectorial computer
  Packet of datas (Vector) can be addressed in the same CPU cycle (ex: Cray I and II)
- Multiple Instruction Single Data: Pipeline computer Successive operations overlap. Example IMB 360/91
- Multiple Instruction Multiple Data: Multi-CPU computer

1 instruction/processor and for different datas

Often, in recent period, same application is divided in threads which are executed on CPU cores

- MIMD shared memory: Symmetric Shared Memory (SMP) computer, SMP-Numa

computer

- MIMD distributed memory: Massively Parallel Processing (MPP) computer: modern

cluster

### **CPU** Architectures

• Instruction Set Architecture (ISA)

Abstract model of how a software works on CPU
The Standards of architecture (ex: X86, RISC, ARM ...)

ullet Micro-architecture or computer organization or  $\mu$ arch

Implementation of ISA, but not always open (ex: AMD Zen3, Intel Xeon...)

• Theoretical Peak Performance (Peak<sub>Flops</sub>)

Maximum Floating-point operations by second (**Flop/s**):

$$Peak_{Flops} = Nb_{cpu} \times Nb_{core} \times Clock \times 2 FMA \times \frac{register_{size}}{64}$$

• Theoretical Memory BandWidth (MB<sub>Bs</sub>)


Maximum rate at access processor memory (Byte/s)

• Arithmetic Intensity (A.I.)

Floating-point operations / bytes in memory accessed (Flop/Byte)

• Performance per Watt (P/W)

Application or architecture performance per 1 watt of power (F/W)



## Optimize application/code\*

#### **Determine sequential or serial performance:**

Application performance (FLOP/S) / theoretical peak performance

→ Reducing and/or optimizing sequential/serial part

#### **Determine scalability:**

Identification of parallelization efficiency

- $\hookrightarrow$  Pratical speedup or parallelization gain:  $S_p = T_1/T_{N_{b_n}}$ 
  - - **CPU bound application** or long time run application. **Ideal case**  $S_p = N_{b_p}$
  - $\hookrightarrow$  VS Gustafson's law speedup/weak scaling

Memory bound application, ideal case  $S_p = 1$ 



8 / 47

<sup>\*</sup>Assuming application is already parallelized!

### What is CFD?

#### Various physical assumptions:

- Stationary or instationary
- Newtonian or non Newtonian fluid
- Compressible or incompressible flow
- Laminar/turbulent
- Single/multiphase flow
- With or without chemical species
- Fluid structure interaction
- Today's seminar: focus Euler and Navier-Stokes equations on

#### a cartesian mesh (SCB [9])











Figure: Mixing layer, Miata (MX-5a), hyper-X vehicle at Mach 7 [10], blood flow, rocket engine [11]

## Optimization: CPU - Sequential and Vectorization

#### From less to more restrictive application performance

• **CPU-bound**: Application limited by central unit "frequency"

**Optimization: CPU-SIMD** 

• Cache-bound: Cache size and frequency limits application

**Optimization: Instructions** 

• Memory-bound: Application limited by the speed of the system's memory (RAM) **Optimization**:

Adapt data structure, improve memory access patterns

**Optimization: Math libraries** 

• I/O-bound: Application limited by the BW with storage devive (not discussed here)

**Optimization: I/O libraries** 

Conclusion: Profiling and analysing application vs architecture

10 / 47

## Arithmetic Intensity (A.I)

#### Programmer's perspective

- Some basic operations have a catastrophic latency
- Stencils-PDE codes perform relatively poorly  $\Leftrightarrow$  CFD codes  $\sim 0.3$ F/B
- No free lunch: Optimization requires a heavy investment of both algorithms and programming




Figure: From Department Of Energy (DOE)

## Roofline [12]

#### Definition

Assessing application's **performances** by :

**Arithmetic Intensity** = F(locality, bandwidth, different parallelization paradigms).

A naive roofline model:

$$P_{\max} = \min \left( Peak; A. I. x MB \right)$$

Taking into account memory hierarchy addressing this naive scheme

#### Roofline

- Providing application performance vs computer capabilities
- Essential for optimising the sequential (CPU) part



## Roofline [12]




Figure: Roofline: naive view (left), more complex (right). From NERSC



P. Parnaudeau New trends in computing August 29, 2024 13 / 47

## Roofline [12]

**Do-it-yourself roofline**: A messy and time-consuming job (but often essential!) Interesting for a short part of code

#### Some friendly tools

- Intel Advisor
- Empiral roofline tool
- Roofline Visualizer
- NVIDIA NVProf / NSight (GPU)
- Papi library (by-hand)

#### In-house CFD code performance on Intel Xeon 6248

- LA  $\simeq 0.3$  F/B
- $\bullet \simeq 7\%$  of the **theoretical peak performance** (not so bad)
- $\bullet \simeq 20\%$  of the **theoretical memory bandwidth** (not so good)

Conclusion: Our CFD code is limited by the memory-bound

## Parallelization - Shared memory

#### **Definitions**

- Process: Executable part of a programme, divided into one or more threads
- Thread: Smallest part of a process managed independently by O.S
- Core: The smallest part of the processor in a modern CPU

#### OpenMP

- Industry standard API for shared memory parallel programming
- Based on pragma directives to be inserted in the code
- Implementation in all modern compilers and now on GPU (but not with same directive)
- Alternatives: OpenACC, OpenCL, Pthreads



## Poisson equation

#### The Poisson equation is a key point for CFD applications for incompressible case

#### Problem

Solve:  $-\nabla u = f$ , in  $\Omega$ 

With: f(x,y) = 2(x(x-1) + y(y-1))

Dirichlet boundary condition:  $u|_{\partial\Omega}=0$ 

Exact solution: u(x, y) = xy(x - 1)(y - 1)

Initial condition: White noise

#### Resolution

- Finite Difference
- Jacobi

# OpenMP: Tactic

#### Fine Grain (FG)

- OpenMP splits the loop into multiple threads
- (+++): Simple to use (pragma)
- (+++): Easy to maintain the code
- (—): Low performance (number of parallel region)
- (—): Difficult with complex (depency) loop

Listing: Jacobi-SEQ

Listing: Jacobi-OMPFG

```
DO = 1.nv
      DO i = 1 ny
       u(i,i) = omega*(c0*(c1*(u(i+1,i)+u(i-1,i)) &
                    +c2*(u(i,i+1)+u(i,i-1)) &
                    -f(i,i))+(1,-omega)*u(i,i)
      ENDDO
      ENDDO
      DO i = nv, 1, -1
      DO i = nx, 1, -1
       u(i,i) = omega*(c0*(c1*(u(i+1,i)+u(i-1,i)) &
                    +c2*(u(i,i+1)+u(i,i-1)) &
12
                    -f(i,i))+(1,-omega)*u(i,i)
13
      ENDDO
14
      ENDDO
```

# OpenMP: Tactic

#### Coarse Grain (CG)

- Domain decomposition
- (+++): Great performance
- (—): Communication management


```
1 | SOMP PARALLEL PRIVATE (rang.jdeb.jfin) | rang=OMP.GET_THREAD.NUM() | nbproc=OMP.GET_NUM.THREADS() | jdeb=1+(rang.ny) | jfin=(ny+rang.ny) | SOMP.END.PARALLEL
```

Listing: Domain decomposition

```
DO i= ideb.ifin
      DO i = 1,nx
         u_new(i,i) = c0*(c1*(u(i+1,i)+u(i-1,i)) &
                  +c2*(u(i,i+1)+u(i,i-1)) &
                  -f(i,i)
       ENDO
      ENDO
      DO i= ideb.ifin
      DO i = 1.nx
         u(i,i)=u_new(i,i)
       ENDO
13
       ENDO
14
       !Somp barrier
       !Somp flush
```

Listing: Jacobi-OMPCG

# OpenMP: Strong-Scaling Performance test



## OpenMP: Conclusion

- OpenMP (FG): The way to start (quickly) on simple cases: First results in few hours
- OpenMP (CG): For more complex cases and great performances
- OpenMP (TASK): Group of instructions (tasks) are defined and work in parallel. The number of task is unknown in advance (not presented)

20 / 47

## Parallelization - Distributed memory

#### Definition

- **Decomposition domain** is based on Scharwz (1870) work, for today only non-overlaping approach
- Non-blocking point-to-point (P2P) communication (Stencil-code)
- Non-blocking collective communication (FFT-code)


#### Message Passing Interface (MPI)

- Thread-safe: Threads accessing memory concurrently
- Defines syntax and semantics of library routines
- 2 major open-source MPI implementations: **OpenMPI and MPICH2** or MVAPICH2

#### Non-blocking P2P communication

- SCB uses a 5-point-stencil per direction
- Add "ghost points" at each subdomain
- Exchange data between neighbors

- (+++): Low cost communication
- (+++): Great performance
- (—): Not easy adapted for implicit problem



22 / 47

#### SCB [9]: Finite Volume code

Hyperbolic system:

$$\frac{\partial \mathbf{W}}{\partial t} + \nabla \cdot \mathbf{A} + \mathbf{S} \nabla \cdot \mathbf{u} = \mathbf{0}$$

 $\mathbf{W} = (\rho, \rho \mathbf{u}, E, \alpha)^{\mathsf{T}}$ : State vector

 $\mathbf{A} = (\rho \mathbf{u}, \rho \mathbf{u} \otimes \mathbf{u} + P \mathbf{1}, \alpha \mathbf{u})^{\mathsf{T}}$ : Flux vector

 $S = (0, 0, 0, -(K + \alpha))^{\mathsf{T}}$ : Source term

On a cartesian grid, with explicit time integration

Numerical flux are compute at cell-vertex with various schemes

HLLC with or without Muscl-Hancock

WENO with or without Muscl-Hancock

JST




#### Non-blocking P2P communication

```
DO ndt=1.ndtmax
!$OMP PARALLEL IF(ijmax,gt,256) default(none)
!$OMP DO SCHEDULE (runtime) PRIVATE (i,j,k) COLLAPSE(2)
  DO k=kmin.kmax
  DO j=jmin,jmax
  DO i=imin.imax
    RI1=w1(i,j,k)-w1(i-1,j,k)
    sl=dmax(0.0 dmin(Ri1.1.0))+dmin(0.dmax(1.Ri1))
    W1(i,i,k) = W1(i-1,i,k) + 1/4*sl*(W1(i-1,i,k) - W1(i-2,i,k)) + 1/4*sl*(W1(i,i,k) - W1(i-1,i,k))
  ENDDO
  ENDDO
  ENDDO
/$OMP END DO
 CALL BOUNDARY (W1)
/$OMP END PARALLEL
 CALL MPLSENDRECV(W1, imax*kmax, MPLDOUBLE_PRECISION,neib_mpi(N),tag, &
           W1, imax*kmax, MPI_DOUBLE_PRECISION,neib_mpi(S),tag, &
           comm. status. err.mpi)
ENDDO
```


- Line 2: Unique parallel zone declare: Better performance!
- Line 4-5-6: Good vectorization and cache optimization
- Line 16: P2P W1 exchange between
  - Line 16: Size of message element

Listing: Hybride MPI-OpenMP implementation

# MPI-P2P: Strong-Scaling performance test



Strong-Scaling: Scalability



Strong-Scaling: Speedup



#### Non-blocking collective communication

- Computation 1D math. operator along a direction
- Transposition via collective communication

- (+++): Implicit problem (FFT's schemes)
- (—): Cost communication




Figure: Pencil MPI communication schemes

#### GPS [13]: FFT code

Considering the **dimensionless Gross-Pitaevskii Equation (GPE)** with a **rotation term**, in the case of a **stationary state**:

$$\mu\phi(\mathbf{x}) = \left(-\frac{1}{2}\Delta + \mathbf{V}(\mathbf{x}) + \beta|\phi(\mathbf{x})|^2 - \Omega L_z\right)\phi(\mathbf{x}) \text{ with} ||\phi||_0^2 = 1$$

where  $\mu$  is called the chemical potential of the condensate and

 $\phi$ : Stationary wave function


V: Magnetic trap, is quadratic, quartic etc.

 $\beta$ : Interaction between particles inside the condensate


 $\Omega L_z$ : Angular momentum



# MPI Non-blocking collective: Strong-Scaling performance test



Strong-Scaling: Scalability



Strong-Scaling: Speedup



P. Parnaudeau New trends in computing August 29, 2024 28 / 47

# MPI: Conclusion

- P2P communication: Start with send/recv and step/step non-blocking
- **P2P communication**: Easy to start, but challenging to optimize
- Collective communication: Only used when needed (reduced operation)
- Collective communication: Today, asynchronous implementations are really efficient
- Basic recommendation: Limit communication and especially collective

P. Parnaudeau New trends in computing August 29, 2024 29 / 47

## Conclusion: optimization and parallelization

- New generation supercomputers are hybrid (CPU+GPU)
- X86-64 architecture is no longer the archi-dominant (ex: ARM on Apple)
- Need to merge 2 or 3 parallelism paradigms
- Need to think about maintainability and sustainability
- Flops/Watt is a real challenge for developpers!



# LSCPU: CPU information

```
West the control of t
```

Line 1-2-13: Architecture information

Line 4-5-6-7-8: Number of socket, cores and threads per node


Line 9-24-25: Memory policy: Non Uniform Memory Architecture

AVX512: Vectoriel support (SIMD optimisation)

lscpu

### **HTOP or GLANCES:**

## System monitoring core usage, memory usage, process information







glances

## GNU Debuger (GDB)

- Compile the program with options: -g
- Serial/Sequential/OpenMP: gdb Binary\_name
- **Distributed**: MPIRUN\_Command\_name xterm -e gdb Binary\_name (Nb proc. < 10)
- Some GUI for GDB

#### Useful commands

#### **Command Argument Explain**

b	file:line	Breakpoint in file at line
n	binary	Execute binary
p	variable	Display variable value
n		Execute next instruction
c		Continue the program instruction
quit		Quit gdb

33 / 47

## GNU Profiler (GPROF)

Gprof: Flat view



Gprof: Grap view

- Compile/link the program with options: -g -pg
- Execute the program in standard way
- Execution generates profiling files in execution directory
- To obtain profiling report generation: **gprof Binary\_name gmon.out.MPI\_Rank gprof.out.MPI\_Rank**


### Other tools

- Intel offers a wide and attractive range of tools
- Intel Advisor: Help for design code for efficient vectorization, threading, and offloading to accelerators
  - Intel Inspector: Locate and debug threading, memory, and persistent memory errors
  - Intel Trace Analyzer and Collector (ITAC): Help for efficient MPI application
- Intel VTune<sup>TM</sup> Profiler: Analysing and optimizing performance of code for several architecture
  - Cray offers a wide and attractive range of tools
- Cray Performance and Analysis Tools: Help to design code for efficient vectorization, threading, and offloading to accelerators

### Scientific and math libraries

- The Netlib math library
  - BLAS-1-2-3: (vector and matrix operations) Fortran
  - CBLAS C
  - LAPACK: Solve linear equation systems
  - ScaLAPACK: Distributed version of Lapack
- Intel Library: MKL
  - Netlib, FFTW ...
- AMD Optimized CPU Libraries: AOCL
  - Netlib, FFTW ...
- NVidia GPU Libraries: CUDA-X
  - Netlib, FFTW ...
- I/O Libraries
  - HDF5, Netcdf, Adios2

Return to mainpages



### Cost of instruction latencies

Operation	cost / CPU cycle	SIMD Optimization
ADD, OR, SUB, MUL, FMA	2	Excellent
L1-Read	4	Excellent
If, wrong branch	[10;20]	Good
L2-Read	10	Good
DIV, SQRT	[20;40]	Poor
Function callecd (Language and method dependent)	> [30;60]	Poor
L3-Read	[60;70]	Very poor
EXP, LOG, SIN, COS	>100	Very poor
RAM-NUMA-Read	[100;500]	No gain!
Allocation/deallocation	[200;500]	No gain!
Kernel call	> 1000	

Table: Cost of instruction latencies:

from A. Fog, Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD, and VIA CPUs

Return to mainpages



## Memory hierarchy




Figure: From Durganshu Mishra's blog

P. Parnaudeau

ENDDO

## Single Instruction Multiple Data and vectorization pipelining (1/2)

- All modern CPUs (since the mid of 90s) have vector instructions ex: Streaming SIMD Extension (SSE)  $\in$  Advanced Vector eXtensions AVX  $\in$  AVX512
- Without SIMD: Instruction/instruction vs with: Grouped instructions (vector) in same CPU cycle
- Use compilers options or using dedicated libraries or using pragma approach (not presented)
- Recommendation: IDRIS SIMD course

```
DO k=kmin,kmax
DO i=imin.imax
DO i=imin.imax
   W1(i,i,k)=0.5*(W1(i+1,i,k)+W1(i,i,k))
  W2(i,i,k) = sart(W1(i,i,k)*W1(i,i,))
  W2(i,i,k) = 0.5*(W2(i-1,i,k)+W2(i,i,k))
  if (W2(i,i,k) > Lim) print *."Value...W2:", w2(i,i,k)
  W3=user_func(W2(i,i,k))
ENDDO
ENDDO
```

- Line 4: Can be vectorized but in another loop
- Line 5: Cannot be vectorized: Transcendental function
- Line 6: Cannot be vectorized: Anti dependence
- Line 7: Cannot be vectorized: Conditional test
- Line 8: Cannot be vectorized: Function called

Listing: Fortran examples

## Single Instruction Multiple Data and vectorization pipelining (2/2)

#### Simple rules:

• Always: Specified the size of the loop

• Avoided: I/O or called function or conditional test in a computational loop

• Avoided: Loop dependence

• Avoided: Pointers

• Avoided: Too small inner-loop

• **Recommendation**: Check compiler optimization report and documentation

#### Gfortran compiler optimizations option:

- -O3: Maximum optim. (take care) enabled by default
- -march=native (AVX1,AVX2, AVX512...): Leave compiler selection to CPU optimization
- -fopt-info-vec-all: Vectorization informations
- All compilers (Intel, Cray ...) have an equivalent options: Read the compiler documentation

#### Libraries:

HPC libraries (BLAS-1,2,3) dedicated to performing basic vector and matrix operations

## Instruction optimization: Memory caching (1/2)

- What is the difference between cache and RAM memory? Memory hierarchy latency
- Cache Management Policy: Spatial locality of data
- Cache Management Policy: **Temporal locality of data**
- Avoid cache conflicts

```
DO k=kmin.kmax
DO i=imin.imax
DO i=imin.imax
W1(i,i,k)=W0(i,i,k)*W3(i,i,k))
W2(i,i,k)=0.5*(W1(i,i,k)*W1(i,i,k))
W3(i,i,k)=0.5*(W2(i,i,k)+W2(i+1,i,k))
W4(i,i,k) = W4(i,i,k)/W0(i,i,k)
ENDDO
ENDDO
```

ENDDO

- Array sizes ∝ to cache size: Cache conflicts appears
- Spatial locality: Do not change loop order
- Temporal locality: W3 is re-used

Listing: Fortran source

# Instruction optimization: Memory caching (2/2)

#### Simple rules

- Contiguous memory: Ordering in loop index (langage dependent) spatial locality
- Reducing latency (data locality): Improving cache misses reoder iteration loop
- Tolerate latency (prefetching): Optimizing data locally (closed to CPU)
- Point of view: Perhaps more complex optimization and architecture dependent

#### Gfortran Compiler: optimization options

- Compiler optimizations: Prefetching, loop unrolling, cache-aware
- -fopt-info-note: Optimization report
- Read the compiler documentation and use the pragma directive optimization carefully


#### Libraries:

Libraries (Blas, Lapack) dedicated to performing cache optimization

Return to mainpages



# CPU Architecture: Theoretical Peak Performance



lscpu on Austral supercomputer node

Return to mainpages

#### • 1 Austral Node (Criann supercomputer)

- Architecture: X86\_64

- 2 sockets with AMD EPYC 9654, 2.4 Ghz (Milan)
- 96 cores per socket and no hyperthreading
- L1 cache 32kB, L3 cache 32MB
- AVX512 units, FMA

• Single node performance

 $Peak_{Flops} = 2 \times 96 \times 2.4 \times 2 \times 16 = 14.74 \text{ TFlop/s}$ 


P. Parnaudeau New trends in computing August 29, 2024 43 / 47

## Amdahl's law - Strong Scaling

**Predicts a theoretical speed-up** obtained by parallelizing an application for a cst size problem.


$$S_{p_{th}} = \frac{1}{1 - P_{para} + \frac{P_{para}}{N_{b_p}}},$$

$$\lim_{N_{b_p} \to \infty} S_{p_{th}} = \frac{1}{1 - P_{para}} = \frac{1}{P_{sea}}$$



Return to mainpages

Figure: Amdalh's law,  $P_{para} \in [30; 99]\%$ 




44 / 47

## Gustafson-Barsis's law - Weak Scaling

**Predicts a theoretical speed-up** obtained by parallelizing an application where the size of each subdomain is fix.

$$S_{p_{th}} = 1 - P_{para} + (P_{para})N_{b_p} = 1 + (N_{b_p} - 1)P_{para}$$



Return to mainpages

Figure: Gustafson's law

D 1 4 5 1 4 5 1 5 0 0

### References I

- F. Leclercq, A. Pisani, and B.D. Wandelt. "Cosmology: from theory to data, from data to theory". In: https://arxiv.org/pdf/1403.1260 (2013).
- G. Dif-Pradalier et al. "Transport barrier onset and edge turbulence shortfall in fusion plasmas". In: Communications Physics 229-5 (2022).
- Argonne National Laboratory. AI accelerating drug discovery to fight COVID-19. 2020.
- John Kosowatz. Computational Lung Model May Guide How Ventilators are Used. 2020.
- A.A. Lovelace. "Notes by A.A.L. [August Ada Lovelace]". In: <u>Taylor's Scientific Memoirs</u> p 666-731 (1843).
- G. Boole. "An Investigation of the Laws of Thought on Which are Founded the Mathematical Theories of Logic and Probabilities". In: Macmillan vol. 45 (1854).
- A. Turing. "On Computable Numbers, with an Application to the Entscheidungsproblem". In: Proceedings of the London Mathematical Society 45 (1936).

ロト (部) (重) (重) (重) の(で

46 / 47

### References II

- C. Shannon. "A Symbolic Analysis of Relay and Switching Circuits". PhD thesis. Massachusetts Institute of Technology, Dept. of Electrical Engineering, 1940.
- R. Dubois, E. Goncalves, and P. Parnaudeau. "High performance computing of stiff bubble collapse on CPU-GPU heterogeneous platform". In: <u>Comput. Math. Appl.</u> 99 (2021), pp. 246–256.
- NASA Identifier: NIX-ED97-43968-1. Hyper-X at mach 7. 2009.
- A. Urbano et al. "Exploration of combustion instability triggering using Large Eddy Simulation of a multiple injector liquid rocket engine". In: Combustion and Flame 169 (2016).
- S. Williams, A. Waterman, and D. Patterson. "Roofline: an insightful visual performance model for multicore architectures". In: Communications of the ACM (2009).
- P. Parnaudeau, J.M. SacEpee, and A. Suzuki.

  An Investigation of the Laws of Thought on Which are Founded the Mathematical Theories of Logical ISC-15, Frankfurt, Poster session. 2015.

= 990